Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.8K
All Categories
29
Help wanted, Jobs wanted
108
Verification
45
File Formats
227
General
137
KLayout Development
307
KLayout Support
112
Layout
512
Python scripting
260
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
4
»
Discussion List
LVS not recognizing interdigitated devices
390
views
11
comments
0
points
Most recent by
Matthias
September 2022
Can KLayout open LVS result file which generated by Calibre LVS now?
871
views
13
comments
0
points
Most recent by
Max
August 2022
Need to enable L and W parameters to Cap devices
215
views
10
comments
0
points
Most recent by
Matthias
June 2022
Return of DRC is not edge pair
203
views
2
comments
0
points
Most recent by
dai
June 2022
separation edges to edges issue
317
views
4
comments
0
points
Most recent by
dai
June 2022
netlist command in DRC run is very slow and single threaded
200
views
3
comments
0
points
Most recent by
Matthias
June 2022
Connectivity Based Stamping check
406
views
9
comments
0
points
Most recent by
dick_freebird
June 2022
Capacitance and Resistor LVS checks ignoring R and C values
268
views
3
comments
0
points
Most recent by
Matthias
June 2022
DRC : all shapes interacting with a given text in a given layer
178
views
2
comments
0
points
Most recent by
Matthias
May 2022
Need help with proximity DRC script
208
views
2
comments
0
points
Most recent by
wimbur
April 2022
MOM capacitor extraction
1.6K
views
3
comments
0
points
Most recent by
dick_freebird
March 2022
LVS report
383
views
8
comments
0
points
Most recent by
dai
March 2022
First access to netlist take too much time
169
views
2
comments
0
points
Most recent by
Matthias
February 2022
Difficulties extracting MIM capacitors
281
views
6
comments
0
points
Most recent by
Matthias
February 2022
Extraction MOSFET device in deep mode issue
435
views
11
comments
0
points
Most recent by
Matthias
February 2022
Resistor extraction for transistor level LVS for Sky130nm technology
174
views
1
comment
0
points
Most recent by
Matthias
January 2022
how to get lvs result after comparing
101
views
3
comments
0
points
Most recent by
Matthias
January 2022
Metal perimeter to gate area ratio antenna rule
565
views
8
comments
0
points
Most recent by
allonpa
January 2022
MOSFET 4 terminal extraction
289
views
3
comments
0
points
Most recent by
Matthias
December 2021
What should I do if I want to write LVS script?
477
views
6
comments
0
points
Most recent by
Matthias
October 2021
Min space well same potential
125
views
3
comments
0
points
Most recent by
Matthias
October 2021
finding the "DIFF" region attaching "POL"
69
views
2
comments
0
points
Most recent by
akita11
September 2021
Using all threads of the computer
160
views
1
comment
0
points
Most recent by
Matthias
September 2021
How to deal with conflicts during simplify in LVS?
220
views
10
comments
0
points
Most recent by
Matthias
July 2021
LVS DeviceExtractorBase
178
views
3
comments
0
points
Most recent by
Matthias
July 2021
Is there a bug in with_length/without_length DRC method?
107
views
3
comments
0
points
Most recent by
allonpa
July 2021
Stumbling around in the dark
93
views
2
comments
0
points
Most recent by
Matthias
June 2021
display density values of window tiles
687
views
2
comments
0
points
Most recent by
Matthias
May 2021
DRC isolated single vias
274
views
4
comments
0
points
Most recent by
MartinKP
May 2021
Loop over via/metal stack and do DRC
299
views
1
comment
0
points
Most recent by
Matthias
May 2021
«
1
2
3
4
»
Powered by Vanilla