It looks like you're new here. If you want to get involved, click one of these buttons!
Can we use the bulk (all chip area) as a (symbolic-)layer in the technology defenition for the net-tracer?
( section of the .lyt file)
The bulk is already known for LVS, see "connect_global(bulk, VSS)" at page https://www.klayout.de/doc-qt5/manual/lvs_connect.html