Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.5K
All Categories
22
Help wanted, Jobs wanted
87
Verification
42
File Formats
205
General
120
KLayout Development
263
KLayout Support
103
Layout
455
Python scripting
224
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
»
Discussion List
Subcell not showing up in LVS netlist extraction
99
views
11
comments
0
points
Most recent by
dick_freebird
September 13
"Floating" layout pins not saved in extracted netlist after netlist.simplify during LVS
11
views
1
comment
0
points
Most recent by
dick_freebird
September 13
DRC issue
179
views
9
comments
0
points
Most recent by
Matthias
September 4
Marker Database Browser Configuration via script
41
views
1
comment
0
points
Most recent by
Matthias
August 2
Region based subcircuit generation
97
views
6
comments
0
points
Most recent by
blueman_44
July 18
LVS compare progress message
47
views
3
comments
0
points
Most recent by
Matthias
July 12
with_text
243
views
5
comments
0
points
Most recent by
Matthias
July 6
Add a layer parameter
77
views
4
comments
0
points
Most recent by
laurent_c
July 3
Save a specific file in a LVS script
37
views
2
comments
0
points
Most recent by
laurent_c
July 2
LVS net matching pins
92
views
7
comments
0
points
Most recent by
Matthias
June 22
Detecting Swapped Pins
189
views
14
comments
0
points
Most recent by
Matthias
May 28
Opening a L2N database created with custom devices
83
views
3
comments
0
points
Most recent by
Matthias
April 30
Curvilinear OASIS format
1.4K
views
11
comments
0
points
Most recent by
Matthias
March 11
Drain/Source min length
111
views
2
comments
0
points
Most recent by
laurent_c
January 18
Seeking private LVS debug session (willing to pay $)
51
views
0
comments
0
points
Started by
cadnav
December 2023
via overlapped check with DRC
185
views
3
comments
0
points
Most recent by
ashkan
November 2023
Launching LVS and DRC checks in KLayout with sky130 PDK.
561
views
6
comments
0
points
Most recent by
Naina
November 2023
lvs logging of memory usage
117
views
2
comments
0
points
Most recent by
dmlea
October 2023
LVS SOI Isolation
147
views
4
comments
0
points
Most recent by
Matthias
October 2023
Bisection of DRC checks to find min distance
282
views
1
comment
0
points
Most recent by
tomas2004
June 2023
how launch lvs
337
views
9
comments
0
points
Most recent by
Matthias
April 2023
More info from class NetlistCrossReference
82
views
5
comments
0
points
Most recent by
Matthias
April 2023
DRC for circle design
611
views
10
comments
0
points
Most recent by
jiunnweiyeh
March 2023
One side sizing with drc
126
views
2
comments
0
points
Most recent by
intervalrain
March 2023
Problem extracting mos with fingers using custom Extractor extract_devices
149
views
2
comments
0
points
Most recent by
Matthias
February 2023
How to display the results of comparator in the netlist browser and generate a customized netlist
555
views
21
comments
0
points
Most recent by
dick_freebird
February 2023
why I couldnt see the comparation of the layout and the schematic?
290
views
5
comments
0
points
Most recent by
WENSHIH
February 2023
Exceptions to the results of the "xor" calculation
155
views
2
comments
0
points
Most recent by
Bian
January 2023
Problems when extract the MOS4 Transistor with override of GenericDeviceExtractor, pin Well empty.
175
views
16
comments
0
points
Most recent by
Bian
January 2023
How to get the corresponding polygon from an edge collection
145
views
1
comment
0
points
Most recent by
Matthias
January 2023
«
1
2
3
»
Powered by Vanilla