Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.7K
All Categories
28
Help wanted, Jobs wanted
108
Verification
45
File Formats
222
General
134
KLayout Development
301
KLayout Support
111
Layout
506
Python scripting
260
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
4
»
Discussion List
LVS using L2N files
22
views
1
comment
0
points
Most recent by
Matthias
September 19
maximum number of threads in DRC and LVS scripts
57
views
1
comment
0
points
Most recent by
Matthias
August 22
generate dummies for the chip finishing
63
views
1
comment
0
points
Most recent by
Matthias
August 15
Looping, but only call layer.output once? Removing "redudancy" in DRC report
49
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC scripting and height (width) check?
80
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC question on overlap
61
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC - elementwise length comparison between several distinct pieces
50
views
5
comments
0
points
Most recent by
hfred
May 21
Running LVS on an inverter in IHP
179
views
6
comments
0
points
Most recent by
diarmuid
April 27
Ruby DRC tutorial
90
views
0
comments
0
points
Started by
BigPanda
April 23
Extract different devices with a single extractor
115
views
3
comments
0
points
Most recent by
mole99
March 10
Possible regression in DRC: with_density influences join operation
136
views
4
comments
0
points
Most recent by
akrinke
March 4
Select layer connected to other layer
179
views
8
comments
0
points
Most recent by
Matthias
February 24
DRC abutting edges.
158
views
4
comments
0
points
Most recent by
kareemfarid
February 9
DRC fill option
222
views
5
comments
0
points
Most recent by
tomas2004
February 3
Can not get rounded end by using pya.Path() command.
152
views
9
comments
0
points
Most recent by
BigPanda
December 2024
checking exact enclosing
193
views
4
comments
0
points
Most recent by
Matthias
December 2024
Blackboxing extraction
365
views
14
comments
0
points
Most recent by
Matthias
December 2024
Min. Max. Length check in Klayout DRC
284
views
7
comments
0
points
Most recent by
Matthias
November 2024
Rename devices with labels in Device Extraction
160
views
3
comments
0
points
Most recent by
dick_freebird
November 2024
LVS performance issue ? (infinite loop ?)
169
views
6
comments
0
points
Most recent by
tnt
October 2024
DRC extension for voltage dependent rules
236
views
10
comments
0
points
Most recent by
dick_freebird
October 2024
Device extracted at wrong level of hierarchy
122
views
4
comments
0
points
Most recent by
tnt
October 2024
"Floating" layout pins not saved in extracted netlist after netlist.simplify during LVS
144
views
2
comments
0
points
Most recent by
Matthias
September 2024
Subcell not showing up in LVS netlist extraction
255
views
11
comments
0
points
Most recent by
dick_freebird
September 2024
DRC issue
482
views
9
comments
0
points
Most recent by
Matthias
September 2024
Marker Database Browser Configuration via script
136
views
1
comment
0
points
Most recent by
Matthias
August 2024
Region based subcircuit generation
139
views
6
comments
0
points
Most recent by
blueman_44
July 2024
LVS compare progress message
87
views
3
comments
0
points
Most recent by
Matthias
July 2024
with_text
295
views
5
comments
0
points
Most recent by
Matthias
July 2024
Add a layer parameter
155
views
4
comments
0
points
Most recent by
laurent_c
July 2024
«
1
2
3
4
»
Powered by Vanilla