Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.8K
All Categories
30
Help wanted, Jobs wanted
109
Verification
45
File Formats
227
General
139
KLayout Development
308
KLayout Support
112
Layout
513
Python scripting
261
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
4
»
Discussion List
DRC runs much slower in deep mode compared to default (flat) mode
56
views
3
comments
0
points
Most recent by
Matthias
November 18
LVS using L2N files
69
views
3
comments
0
points
Most recent by
Matthias
October 2
maximum number of threads in DRC and LVS scripts
68
views
1
comment
0
points
Most recent by
Matthias
August 22
generate dummies for the chip finishing
118
views
1
comment
0
points
Most recent by
Matthias
August 15
Looping, but only call layer.output once? Removing "redudancy" in DRC report
64
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC scripting and height (width) check?
100
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC question on overlap
85
views
1
comment
0
points
Most recent by
Matthias
May 25
DRC - elementwise length comparison between several distinct pieces
57
views
5
comments
0
points
Most recent by
hfred
May 21
Running LVS on an inverter in IHP
208
views
6
comments
0
points
Most recent by
diarmuid
April 27
Ruby DRC tutorial
108
views
0
comments
0
points
Started by
BigPanda
April 23
Extract different devices with a single extractor
135
views
3
comments
0
points
Most recent by
mole99
March 10
Possible regression in DRC: with_density influences join operation
142
views
4
comments
0
points
Most recent by
akrinke
March 4
Select layer connected to other layer
190
views
8
comments
0
points
Most recent by
Matthias
February 24
DRC abutting edges.
177
views
4
comments
0
points
Most recent by
kareemfarid
February 9
DRC fill option
254
views
5
comments
0
points
Most recent by
tomas2004
February 3
Can not get rounded end by using pya.Path() command.
166
views
9
comments
0
points
Most recent by
BigPanda
December 2024
checking exact enclosing
198
views
4
comments
0
points
Most recent by
Matthias
December 2024
Blackboxing extraction
400
views
14
comments
0
points
Most recent by
Matthias
December 2024
Min. Max. Length check in Klayout DRC
325
views
7
comments
0
points
Most recent by
Matthias
November 2024
Rename devices with labels in Device Extraction
166
views
3
comments
0
points
Most recent by
dick_freebird
November 2024
LVS performance issue ? (infinite loop ?)
179
views
6
comments
0
points
Most recent by
tnt
October 2024
DRC extension for voltage dependent rules
256
views
10
comments
0
points
Most recent by
dick_freebird
October 2024
Device extracted at wrong level of hierarchy
137
views
4
comments
0
points
Most recent by
tnt
October 2024
"Floating" layout pins not saved in extracted netlist after netlist.simplify during LVS
156
views
2
comments
0
points
Most recent by
Matthias
September 2024
Subcell not showing up in LVS netlist extraction
283
views
11
comments
0
points
Most recent by
dick_freebird
September 2024
DRC issue
514
views
9
comments
0
points
Most recent by
Matthias
September 2024
Marker Database Browser Configuration via script
155
views
1
comment
0
points
Most recent by
Matthias
August 2024
Region based subcircuit generation
142
views
6
comments
0
points
Most recent by
blueman_44
July 2024
LVS compare progress message
91
views
3
comments
0
points
Most recent by
Matthias
July 2024
with_text
305
views
5
comments
0
points
Most recent by
Matthias
July 2024
«
1
2
3
4
»
Powered by Vanilla