Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.2K
All Categories
15
Help wanted, Jobs wanted
67
Verification
31
File Formats
147
General
89
KLayout Development
221
KLayout Support
81
Layout
356
Python scripting
178
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
»
Discussion List
DRC for circle design
128
views
9
comments
0
points
Most recent by
tomas2004
March 17
One side sizing with drc
26
views
2
comments
0
points
Most recent by
intervalrain
March 17
Problem extracting mos with fingers using custom Extractor extract_devices
29
views
2
comments
0
points
Most recent by
Matthias
February 27
How to display the results of comparator in the netlist browser and generate a customized netlist
278
views
21
comments
0
points
Most recent by
dick_freebird
February 8
why I couldnt see the comparation of the layout and the schematic?
81
views
5
comments
0
points
Most recent by
WENSHIH
February 4
Exceptions to the results of the "xor" calculation
38
views
2
comments
0
points
Most recent by
Bian
January 24
Problems when extract the MOS4 Transistor with override of GenericDeviceExtractor, pin Well empty.
94
views
16
comments
0
points
Most recent by
Bian
January 24
How to get the corresponding polygon from an edge collection
39
views
1
comment
0
points
Most recent by
Matthias
January 23
How could i merge two polygons in LVS?
35
views
1
comment
0
points
Most recent by
Matthias
January 23
How to run LVS with schematiic from pspice?
60
views
5
comments
0
points
Most recent by
Matthias
January 23
Is it possible that in the future, the custom comparison parameters can be added in lvs
39
views
2
comments
0
points
Most recent by
Matthias
January 17
How to implement an auxiliary layer in LVS, when calculating extracted parameters
36
views
2
comments
0
points
Most recent by
Bian
January 17
sized or extended_out in 1 direction
93
views
9
comments
0
points
Most recent by
Matthias
December 2022
Curvilinear OASIS format
130
views
6
comments
0
points
Most recent by
Matthias
December 2022
DRC to check 45degree angle shapes
109
views
3
comments
0
points
Most recent by
Matthias
November 2022
Problems encountered when changing the terminal declaration in the device class
72
views
6
comments
0
points
Most recent by
Bian
November 2022
Extent an edge to a box
64
views
2
comments
0
points
Most recent by
dai
November 2022
LVS not recognizing interdigitated devices
109
views
11
comments
0
points
Most recent by
Matthias
September 2022
Can KLayout open LVS result file which generated by Calibre LVS now?
258
views
13
comments
0
points
Most recent by
Max
August 2022
Need to enable L and W parameters to Cap devices
87
views
10
comments
0
points
Most recent by
Matthias
June 2022
Return of DRC is not edge pair
69
views
2
comments
0
points
Most recent by
dai
June 2022
separation edges to edges issue
88
views
4
comments
0
points
Most recent by
dai
June 2022
netlist command in DRC run is very slow and single threaded
67
views
3
comments
0
points
Most recent by
Matthias
June 2022
Connectivity Based Stamping check
137
views
9
comments
0
points
Most recent by
dick_freebird
June 2022
Capacitance and Resistor LVS checks ignoring R and C values
108
views
3
comments
0
points
Most recent by
Matthias
June 2022
with_text
124
views
3
comments
0
points
Most recent by
Matthias
May 2022
DRC : all shapes interacting with a given text in a given layer
64
views
2
comments
0
points
Most recent by
Matthias
May 2022
Need help with proximity DRC script
102
views
2
comments
0
points
Most recent by
wimbur
April 2022
MOM capacitor extraction
350
views
3
comments
0
points
Most recent by
dick_freebird
March 2022
LVS report
189
views
8
comments
0
points
Most recent by
dai
March 2022
«
1
2
3
»
Powered by Vanilla