Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.7K
All Categories
24
Help wanted, Jobs wanted
105
Verification
43
File Formats
221
General
133
KLayout Development
292
KLayout Support
108
Layout
491
Python scripting
255
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
4
»
Discussion List
Return of DRC is not edge pair
194
views
2
comments
0
points
Most recent by
dai
June 2022
separation edges to edges issue
290
views
4
comments
0
points
Most recent by
dai
June 2022
netlist command in DRC run is very slow and single threaded
180
views
3
comments
0
points
Most recent by
Matthias
June 2022
Connectivity Based Stamping check
380
views
9
comments
0
points
Most recent by
dick_freebird
June 2022
Capacitance and Resistor LVS checks ignoring R and C values
250
views
3
comments
0
points
Most recent by
Matthias
June 2022
DRC : all shapes interacting with a given text in a given layer
167
views
2
comments
0
points
Most recent by
Matthias
May 2022
Need help with proximity DRC script
198
views
2
comments
0
points
Most recent by
wimbur
April 2022
MOM capacitor extraction
1.4K
views
3
comments
0
points
Most recent by
dick_freebird
March 2022
LVS report
346
views
8
comments
0
points
Most recent by
dai
March 2022
First access to netlist take too much time
166
views
2
comments
0
points
Most recent by
Matthias
February 2022
Difficulties extracting MIM capacitors
247
views
6
comments
0
points
Most recent by
Matthias
February 2022
Extraction MOSFET device in deep mode issue
406
views
11
comments
0
points
Most recent by
Matthias
February 2022
Resistor extraction for transistor level LVS for Sky130nm technology
168
views
1
comment
0
points
Most recent by
Matthias
January 2022
how to get lvs result after comparing
94
views
3
comments
0
points
Most recent by
Matthias
January 2022
Metal perimeter to gate area ratio antenna rule
523
views
8
comments
0
points
Most recent by
allonpa
January 2022
MOSFET 4 terminal extraction
275
views
3
comments
0
points
Most recent by
Matthias
December 2021
What should I do if I want to write LVS script?
443
views
6
comments
0
points
Most recent by
Matthias
October 2021
Min space well same potential
115
views
3
comments
0
points
Most recent by
Matthias
October 2021
finding the "DIFF" region attaching "POL"
62
views
2
comments
0
points
Most recent by
akita11
September 2021
Using all threads of the computer
140
views
1
comment
0
points
Most recent by
Matthias
September 2021
How to deal with conflicts during simplify in LVS?
207
views
10
comments
0
points
Most recent by
Matthias
July 2021
LVS DeviceExtractorBase
169
views
3
comments
0
points
Most recent by
Matthias
July 2021
Is there a bug in with_length/without_length DRC method?
100
views
3
comments
0
points
Most recent by
allonpa
July 2021
Stumbling around in the dark
85
views
2
comments
0
points
Most recent by
Matthias
June 2021
display density values of window tiles
624
views
2
comments
0
points
Most recent by
Matthias
May 2021
DRC isolated single vias
244
views
4
comments
0
points
Most recent by
MartinKP
May 2021
Loop over via/metal stack and do DRC
285
views
1
comment
0
points
Most recent by
Matthias
May 2021
DRC-select based on number-of-enclosed polygons
163
views
4
comments
0
points
Most recent by
Matthias
May 2021
Blackbox Layout Extraction
268
views
5
comments
0
points
Most recent by
Matthias
April 2021
tolerance problem for resistor
196
views
7
comments
0
points
Most recent by
tagger5896
April 2021
«
1
2
3
4
»
Powered by Vanilla